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Re´sume´ – L’OFDM optique utilise la de´rection cohe´rente et des traitements avance´s des signaux nume´riques pour atteindre un
de´bit de transmission des donne´es de 10 Gbps dans une seule sous-bande. Cette exigence stricte en de´bit apporte une contrainte
sur le type d’algorithmes de traitement du signal et les architectures utilise´es pour la construction du syste`me. Dans cet article,
une architecture paralle`le et e´volutive utilisant une IFFT radix-22 est propose´e. La seconde proposition consiste en un algorithme
paralle`le et e´volutif de synchronisation temporelle qui peut supporter des de´bits d’entre´e tre`s e´leve´s au niveau du re´cepteur.
La complexite´ en nombre de MOPS, ainsi que les couˆts en surface vs. de´bit de l’algorithme de synchronisation, sont donne´s
pour l’e´metteur-re´cepteur OFDM afin de montrer et caracte´riser les ame´liorations dues a` l’architecture propose´e. L’exploration
d’architectures est ralise´e en utilisant un outil de synthe`se de haut niveau.
Abstract – Multi-band Coherent Optical OFDM (MB CO-OFDM) is widely predicted to be one of the technologies which will
empower 100 Gigabit Ethernet (100GbE) networks. CO-OFDM uses coherent technology and advanced digital signal process-
ing (DSP) to achieve net data rate of 10 Gbps in a single band. This strict throughput requirement puts a constraint on the kind
of signal processing algorithms and architectures used for building the system. In this paper, a scalable parallel architecture using
radix-22 for IFFT is proposed. The second proposal consists of a scalable parallel timing synchronization algorithm which can
support very high input rates at the receiver. MOPS count as well as area versus throughput for the synchronization algorithm
are provided for the OFDM transceiver to show the improvements due to proposed architecture. Architecture exploration is done
using a leading-edge high-level synthesis (HLS) tool.
1 Introduction
For next generation 100 Gigabit Ethernet (100GbE), Multi-
band Coherent Optical-OFDM (MB CO-OFDM) is pro-
posed to be a very good candidate for the upgrade of the
core network [1]. It combines higher modulation formats
(QPSK,16-QAM), coherent detection, and advanced digi-
tal signal processing (DSP) to reach higher data rates in
the allocated bandwidth of 50GHz. Higher modulation
formats along with Coherent Detection encode more bits
per symbol and DSP algorithms help in combating non-
idealities of the front-end and the optical channel.
MB CO-OFDM divides the whole system into multiple
orthogonal sub-bands, where each sub-band carries differ-
ent data and allows the usage of present day signal con-
verters (DAC/ADC) to be used. DAC/ADC are still a
strong limitation with respect to the bandwidth of the sys-
tem since they have bandwidth of 5GHz at data precision
of 6-8 bits (higher rates are available but with lower preci-
sion and a very high cost and power). Hence sub-banding
of the total system relaxes constraints on the DAC/ADC
and allows implementation using current DAC/ADC and
FPGA/ASIC technologies. To attain the 100 Gbps data
rate in the allocated 50GHz ITU bandwidth, each sub-
band has to contribute more than 10 Gbps. A possible
solution using an FFT/IFFT size of 256 and a cyclic pre-
fix of 8 consists of using 8 sub-bands. Each sub-band has
a bandwidth of 5GHz, thus utilizing a total of 40GHz.
The remaining 10GHz is used for guard band and space
between sub-bands.
Using dual-polarization on each sub-band and using 10%
loss on spectral efficiency, forward error correction (FEC),
and zero sub-carriers, the data rate per polarization and
per sub-band is
Db = (1− fec)(1− tr)(1− null)(1− cp)log2(M)fc
with fec = 0.0627 corresponding to RS(255,239), null =
0.1, tr = 0.1, M = 4, fc = 5GHz, which gives Db = 7.3
Gbps. Using both horizontal and vertical polarizations,
we get to 14.6 Gbps per sub-band. Using all the eight
sub-bands, we finally obtain a total data rate of 118 Gbps.
The paper is arranged as follows. In Section 2, the com-
putation complexity required for 100 Gbps CO-OFDM
transceiver is evaluated. In Section 3, a parallel pipelined
architecture using radix-22 for FFT is proposed and com-
pared with other radix FFT algorithms and feedback ar-
chitectures. In Section 4, a parallel architecture for ini-
tial timing synchronization is also proposed. In Section 5,
scalability and computational complexity of the proposed
architectures are examined. Finally, Section 6 concludes
the paper.
2 Complexity Evaluation of a CO-
OFDM Transceiver
Figure 1 shows the general architecture of a single-band
CO-OFDM transceiver, which consists of a set of blocks
processing binary data, fixed-point data, and analog data.
In the transmitter, binary data processing blocks mainly
deal with FEC, scrambling and mapper. Then IFFT and
pulse shaping are performed before the DAC. At the re-
ceiver side, the signals sampled from the ADC are first
processed for synchronization and time-domain corrections
before being sent to the FFT block. Finally, frequency-
domain corrections, equalization, and channel decoding
are performed. The required complexity for an MB CO-
OFDM achieving a data rate of 100 Gbps for the transmit-
ter is calculated. Computational complexity for 100 Gbps
Fig. 1: Block diagram of a single-band CO-OFDM
transceiver
transmitter is calculated using total operations and the
contribution of the IFFT (5Nlog2N) is pre-eminent. For
N = 256, the total number of operations is Nops = 6144.
For 10 Gbps sub-band, the number of operations per sec-
ond is given by 1010Nops/N . This gives 400 GOPS (giga
operations per second) for the transmitter only and it dou-
bles to more than 800 GOPS for a full transceiver. For a
100 Gbps transceiver, the total number of operations for
10 sub-bands combined is Ntot = 10× 2× 400 GOPS = 8
TOPS (tera operations per second).
To achieve the data rate of the MB CO-OFDM with
one sub-band in a single FPGA, it is therefore important
to architect the algorithms in a parallel manner so as to
support the input data rate from ADC at the receiver and
output rate for the DAC.
3 Proposed Radix-22 Multipath De-
lay Commutator (MDC) IFFT Par-
allel Architecture
Since IFFT/FFT blocks contribute significantly to the
computational complexity of the transceiver, it is impor-
tant to have lower complexity architectures and efficient
parallelization for supporting high data rates. The radix-
22 IFFT algorithm [2], [3] combines the simplicity of radix-
2 butterfly with the complexity of radix-4 algorithm for
multiplications. A radix-22 2-Parallel IFFT architecture
for sizeN = 256 is shown in Figure 2. It uses complex mul-
tipliers only at three stages like the radix-4 architecture. It
supports continuous streaming input and due to its simple
control mechanism, it can reach very high operating fre-
quencies in an FPGA. A radix-22 4-Parallel architecture
for N = 256 is shown in Figure 3. The 4-Parallel archi-
Fig. 2: 2-Parallel radix-22 IFFT pipelined architecture
Fig. 3: 4-Parallel radix-22 IFFT pipelined architecture
tecture uses the same total amount of memory arrays as
the 2-Parallel architecture and the same for an 8-Parallel
architecture. Thus it is scalable in terms of memory ar-
ray usage. Since the computation can be separated into
even and odd streams, regularity of the architecture can
be maintained till the last stage and, only in the last stage,
exchange between odd and even streams reduce intercon-
nection complexity and use regular structures to achieve
very high speed in FPGA.
Using this architecture in the context of OFDM, the
following choice is made for the IFFT architecture: the
input is in normal order and output is in bit-reverse order.
The inputs to IFFT require complex memory array of
size N2 , while output size requires complex memory array
of size 2N +Ncyp to support streaming input and output,
where Ncyp is the length of the cyclic prefix. The total
memory requirement for IFFT is N2 +(
N
P −1)P+2N+Ncyp
to support P streaming outputs every cycle. This is the
total size required for all 2- or 4- or 8-Parallel architec-
tures. To support 4-Parallel or 8-Parallel architectures,
the memory array is partitioned into smaller chunks for
implementation, but the size remains the same. Thus, the
proposed FFT/IFFT architecture can support very high
output rates (which is an integer multiple of input clock
rate) and can therefore be used for CO-OFDM. Compar-
ison of the proposed feedforward (FF) architecture with
other radix algorithms like radix-4 and also with feedback
architectures is given in Tables 1 and 2.
Tab. 1: Comparison of proposed radix-22 MDC 2-Parallel
architecture to previously proposed architectures
Algorithm Radix Complex Mem.
”+” Size
FF (MDC) [4] Radix-2 4(log4N) N
FB (MDF) [3] Radix-22 8(log4N) N
FB (MDF) [5] Radix-24 8(log4N) 3N/2
FF (MDC) Proposed 4(log4N) N
Radix-22
FF - feedforward, FB - feedback, MDC - Multipath De-
lay Commutator, MDF - Multipath Delay Feedback
Tab. 2: Comparison of proposed Radix-22 MDC 4-
Parallel architecture to previously proposed architectures
Algorithm Radix Complex Mem.
”+” Size
FF (MDC) [3] Radix-4 8(log4N) 8N/3
FB (MDF) [6] Radix-24 16(log4N) N
FF (MDC) Proposed 8(log4N) N
Radix-22
Compared to FB architectures, the proposed architec-
ture uses lesser complex adders and and lesser memory
than higher radix-24 FFT. It also uses lesser amount of
memory size compared to radix-4.
4 Proposed Timing Synchronization
Algorithm and Architecture
The timing synchronization [7] algorithm chosen here for
optical OFDM is a hierarchical procedure. The first stage
(coarse sync) [8] is a low complexity auto-correlation step
and the second stage (fine sync) [9] is a computationally
demanding cross-correlation step. The training symbol
used is [C C C − C],C = [A B],B = A∗[−n]. The
sign pattern [+1 + 1 + 1− 1] chosen for steep timing
metric roll-off. The equations for coarse synchronization
in iterative form are given by
Minit[n] =
|P [n]|2
R2[n]
(1)
P [n+ 1] =P [n]− x∗[n] · x[n+M ]+
2x∗[n+ 2M ] · x[n+ 3M ]
− x∗[n+ 3M ] · x[n+ 4M ]
(2)
R[n+ 1] = R[n] +
∣∣x[n+ 4M ]∣∣2 − ∣∣x[n]∣∣2 (3)
Fig. 4: Block diagram of 4-Parallel coarse synchronization
The time index corresponding to the maximum value of
Minit[n] gives the initial estimate η̂init = argmaxnMinit[n].
The proposed architecture performs block-parallel compu-
tation. The block size is chosen to be the length of C. A
4-Parallel architecture is shown in Figure 4. The increase
in memory for 4-Parallel and 8-Parallel is linear and corre-
sponds to the increase in parallelism achieved: M = N/4.
The fine synchronization algorithm operates over 2Ncyp+
1 samples around η̂init, where Ncyp is the length of cyclic
prefix. The fine synchronization algorithm is given by
Mfine[n] =
|Pfine[n]|2
R2fine[n]
(4)
Pfine[n] =
N
2 −1∑
k=0
r[n− k − 1] · r[n+ k] (5a)
Rfine[n] =
N
2 −1∑
k=0
∣∣r[n+ k]∣∣2 (5b)
As can be observed, Rfine can be written in an iterative
form. Pfine can also be computed in a parallel manner
by using the locality of memory accesses. Since Pfine
uses multiplication between samples separated by fixed
distance, for the second iteration, the complex sample
fetched from memory for the first iteration can be reused
and new index point computation can be spawned every
new cycle. Thus the same memory and logic setup used for
coarse synchronization stage can be completely reused for
the fine synchronization stage. Thus, a scalable parallel
architecture for timing synchronization is proposed which
can support the high input rates of optical OFDM and
quickly provide initial synchronization even in presence of
large carrier frequency offset (CFO) of laser.
5 Results
The implementation of both 4-Parallel and 2-Parallel IFFT
architectures was synthesized using Xilinx ISE on a Virtex-
6 FPGA development board. Frequencies above 400 MHz
were obtained for both 2-Parallel and 4-Parallel architec-
tures and for the realization of 5 GHz sub-band,three 4-
Parallel IFFT blocks can be used in parallel to attain an
output rate of 400× 4× 3 = 4800 Msamples per second.
The implementation of parallel timing synchronization
algorithm was also performed on a Virtex-6 FPGA devel-
opment board. Figure 5 provides values of area in num-
ber of LUTs vs. throughput in number of clock cycles
for different levels of parallelism, for a clock frequency of
200MHz. The implementation is synthesized using Cata-
pultC HLS tool with the algorithm specified in C.
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Fig. 5: Area (#LUTs) vs. Throughput (clock cycles) for
different levels of parallelism for the synchronization block
6 Conclusion
A pipelined 2/4-Parallel radix-22 IFFT architecture is pro-
posed for attaining high throughput rates required for
single band CO-OFDM. The gains provided by radix-22
in terms of reduction of computations is shown in Table
3. A reduction of 1.2 TOPS is obtained, while still us-
ing a simple butterfly compared to radix-4 IFFT. Also,
scalable parallel IFFT and timing synchronization archi-
tectures are proposed. They can support the very high
speed throughput requirement of optical OFDM. Figure 5
gives the area vs throughput trade-off curve which helps in
Tab. 3: MOPS calculation for N = 256 size IFFT and
100Gbps O-OFDM Transceiver in Tera OPS (TOPS)
Algorithm Real ”×” Real ”+” TOPS(GMACS)
100G O-OFDM
Radix-22 3072 5632 6.8(240)
Radix-2 4096 6144 8(320)
choosing the optimal parallel version of the architecture.
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